This paper analyzes a pseudo-differential dynamic comparator with a dynamic pre-amplifier. The transient gain of a dynamic preamplifier is derived and applied to equations of the thermal noise and the regeneration time of a comparator. This analysis enhances understanding of the roles of transistor's parameters in pre-amplifier's gain. Based on the calculated gain, two calibration methods are also analyzed. One is calibration of a load capacitance and the other is calibration of a bypass current. The analysis helps designers' estimation for the accuracy of calibration, dead-zone of a comparator with a calibration circuit, and the influence of PVT variation. The analyzed comparator uses 90-nm CMOS technology as an example and each estimation is compared with simulation results.
Introduction
ADCs are necessary components for baseband systems and have been mainly studied to reduce their FoMs, which are one of evaluation indices. Many researches on reducing FoM -decreasing power consumption, accomplishing high conversion frequency, and increasing resolution -of an ADC have been presented [1] . Low FoM can be easily obtained by low power consumption. In order to get low power consumption, some parts, especially an operational amplifier in conventional ADCs, have been removed. Current ADCs have more simple structures, thus power consumption of ADCs has been reduced only to satisfy physical limits [2] .
A comparator is the essential building block in an ADC to convert an analog signal into a digital signal. To suppress its power dissipation, recently published researches have used dynamic comparators [3] - [5] . Since current flows only when they are triggered, they are more power efficient than comparators dissipating static current. When a comparator is as accurate as an ideal comparator which means no mismatch, there is no need to implement an amplifier in front of a comparator and power consumption would be close to the lower boundary satisfying thermal noise condition. However, mismatch always exists in an actual comparator and offset voltage occurs. One of the methods to reducing mismatch is to make a transistor large [6] . This method increases parasitic capacitance and power consumption, which is proportional to load capacitance. To sup- press mismatch and power consumption, calibration methods were proposed for dynamic comparators [4] , [5] . However, this topology, an inverter chain, has deficiency, because, regeneration depends on the gain of an inverter -or the intrinsic gain of a transistor -, and as process is scaled down, its accuracy will become worse.
To address this issue, a latch with a dynamic amplifier, whose gain is approximately 5 times in 65-nm process [7] , is proposed by D. Schinkel, et al. in 2007 [8] . This is called a double-tail latch-type comparator, which attained high accuracy with low power. However, this requires two phase of latching clocks. In 2008, We proposed a modified version of the double-tail latch-type comparator [9] . We removed the tail current of the second stage, which was triggered by inverse phase of a latching clock, and generated a trigger signal by using the outputs of a pre-amplifier. This modification can suppress the influence of skew between two phases of latching clocks [9] and guarantees the second stage is turned on after the output of a pre-amplifier reaches certain voltage. However, both comparators suffer kick-back noise. To suppress the kick-back noise, in 2010, a pseudo-differential topology was introduced [10] .
Those comparators with calibration circuits should be analyzed for their characteristics and optimizations. Thermal noise [7] , [11] - [15] and mismatch [16] analysis methods about a dynamic comparator were already reported. In this paper, calibration methods for the pseudo-differential dynamic comparator will be analyzed in 90-nm process. The gain of a dynamic amplifier will also be deduced for this analysis. This paper is organized as follows: Sect. 2 analyzes the general characteristic of a dynamic amplifier and a pseudo-differential dynamic comparator. Section 3 and Sect. 4 analyze two conventional calibration methods of a load capacitance and a bypass current. Two calibration methods will be compared in Sect. 5 and the analysis will be concluded in Sect. 6.
Comparator under Analysis
Pseudo-differential dynamic comparator will be briefly analyzed in this section. Its schematic is described in Fig. 1 . This comparator is comprised of two stages. The first stage is a dynamic amplifier, or a pre-amplifier, which integrates differential input signals as time passes. The second stage actually performs the regeneration. In this paper, the aspect ratio of all transistors are designed as 2 μm/100 nm.
Before analyzing the comparator, we describe its tranCopyright c 2012 The Institute of Electronics, Information and Communication Engineers sient performance. As shown in Fig. 2 Before we address the performance of the comparator, we presume that rising time of CLK Latch is very short and transistors of M 3 and M 4 are in the deep triode region when CLK Latch is high. In actual case, it may be too difficult to sharpen the slew-rate of CLK Latch . When the slew-rate of CLK Latch isn't sufficiently larger than the slew-rate of a pre-amplifier, the drain current of M 1 (or M 2 ) starts to flow and output voltage of a pre-amplifier drops before CLK Latch reaches the supply voltage. And M 3 (or M 4 ) is first in the saturation region and goes to the deep triode region as the drain current of M 1 (or M 2 ) flows down. However, to simplify the analysis, we set the rising time of CLK Latch to 1 ps as the simulation condition and M 3 and M 4 are in the deep triode region when CLK Latch is high.
Gain of Dynamic Amplifier
Pre-amplifier increases the difference between the differential input signals. To figure out its gain, G amp , let us simplify the first stage of dynamic comparator when CLK Latch is high as depicted in Fig. 3 . The output of a pre-amplifier is described as below;
where I DS is a drain current of the input transistors, C is a total load capacitance on its output node, and t is a integration time. When there is no additional capacitor on the output node, C equals to C PS , a parasitic capacitance induced by transistors connected to the node. Ideally, when a transistor is in the saturation region, I DS follows the square-law as shown in Eq. (2);
where μ is a mobility of charge carriers, C OX is a gate oxide capacitance per unit area, W is a channel width, L is a channel length, V GS is a gate-source voltage, and V th is a threshold voltage. However, as process is scaled down, I DS no longer follows Eq. (2). One of the reasons could be channel-length modulation [6] . When we consider channellength modulation, Eq. (2) is modified as below;
where V DS means a drain-source voltage, V DS sat is a saturation condition of drain-source voltage, which equals V eff , and λ indicates a channel-length modulation coefficient. Figure 4 shows the influence of channel-length modulation. 
Substituting Eq. (5) into Eq. (1), then the integration time can be represented as;
Based on the above equations, the gain of pre-amplifier is deduced. From Eq. (4), a transconductance, g m , and a signal current due to g m , i DS1 , are expressed as below;
i DS1 = g m v in (8) where v in is an input signal. As described in Eq. (8) , g m amplifies input signal. However, there is one more factor affecting the gain of pre-amplifier, which is λ representing the influence of channel-length modulation. From Eq. (4), an output conductance, g DS , and a signal current due to g DS , i DS2 , are expressed as below;
where v out is an output signal integrated on a load capacitor. Substituting Eqs. (5) and (6) into Eq. (1), then an output differential signal, v out diff , of a pre-amplifier is deduced; (11) where v in diff is an input differential signal, 2v in . Substituting Eq. (11) into Eq. (10), then
As shown in Eq. (12) and Fig. 5 , the signal current due to g DS has the opposite sign of v in and attenuates an integrated output signal by g m . i DS2 becomes larger as the integrated output signal increases -or V out int decreases from V dd . A total signal current, i DS , is a sum of i DS1 and i DS2 .
From Eq. (13), as λ decreases -or channel length increases, the total signal current increases. Figure 6 is simulation results of Eq. (13). In Fig. 6 , the vertical axis is (i DS /I DS ). This is because i DS1 from Eq. (8) also includes the influence of channel modulation and the channel modulation effect affects i DS1 as the same as I DS . To remove this influence and to show only influence of g DS , i DS is divided by I DS . In Fig. 6 , (i DS /I DS ) is normalized by its maximum value. From Eq. (1), the horizontal axis of Fig. 6 could be relabeled as time and then the area of the waveform would be proportional to charges integrated on a load capacitor. Therefore, as channel length increases, area of the waveform increases and the gain of pre-amplifier becomes larger. An average total signal current, i DS , is
From Eqs. (1) and (14), a transient gain, G amp trans , is ex-pressed as below;
From Eq. (13), if λ is smaller than 1/(V dd − V eff ), i DS always has the same sign as v in . Thus, in the saturation region and satisfying this λ condition, |G amp trans | always increases as V out int reaches V eff . However, when input transistors enter the triode region, i DS doesn't always have the same sign as v in . Drain current in the triode region is
From Eq. (16), a transconductance and an output conductance in the triode region are
where an input signal and an output signal are considered. A total signal current in the triode region, i DS tri , is
Differential value of the total signal current in the triode region, i DS tri diff , is
|G amp trans | reaches its maximum value when i DS tri diff becomes 0 A and reduces as V DS drops from the value.
From Eq. (21), the maximum gain is attained when V DS reaches V eff . Equations (15) and (21) are compared with simulation results in Fig. 7 . In Fig. 7 (a), the estimated gain, when input transistors are in the triode region, is also calculated by the gain equation deduced from the saturation condition. Thus, the difference with the simulation results becomes large when V DS is smaller than V eff . When V eff is designed between 0.15 V and 0.35 V, the estimation is valid. For V eff smaller than 0.15 V, it is close to the sub-threshold region, and V eff larger than 0.35 V may induce carrier velocity saturation [6] , [17] ;
where μ no is the low-field surface electron mobility and η is an empirical coefficient. In both the former and the latter cases, the drain current doesn't satisfy Eq. (4). Therefore, there may be large difference between the estimation and the simulation results in the above cases.
As shown in Fig. 7 (b) and Eq. (15), |G amp trans | increases as V eff decreases. Compared with an amplifier which consumes static current, this relation is reversed. This is because, in terms of I DS , a signal proportion of small V eff is larger than one of large V eff as shown in Fig. 8 [10] . As this ratio is large -or V eff is small -, integration time relatively becomes long. Thus, in dynamic amplifier, |G amp trans | is inversely proportional to V eff . A ratio of the signal current to the drain current is deduced from Eq. (15);
Thermal Noise
The gain of pre-amplifier increases signal power of the second stage, thus it reduces dead-zone of the comparator. Thermal noise of a dynamic amplifier was already reported in recently published papers [7] , [11] - [15] . In this section, we compare simulation results to estimation with Eq. (15) .
Assuming an input signal of the second stage is decided when gain reaches its maximum, integration time and the gain of pre-amplifier become
When a time constant, τ 1 , is sufficiently larger than t 1 , then an input-referred thermal noise due to a transistor is expressed as below;
where k is a Boltzmann constant, T is an ambient temperature, γ is a noise factor, and g m is an average transconductance. Substituting Eqs. (24) and (25) into Eq. (26), then
An initial noise on the output node also exists and its inputreferred value is expressed as below; 
, and a number of the simulation is 500).
Assuming the gain of pre-amplifier is sufficiently large, thermal noise of the second stage may be ignored and the inputreferred thermal noise of the comparator is deduced as below;
From Eq. (30), thermal noise can be modified by load capacitance and input common-mode voltage. Figure 9 compares the estimation and simulation results when γ is 2/3. Figure 9 (c) shows channel-length modulation decreases the gain of pre-amplifier and increases the input-referred thermal noise. 
Regeneration Time
As analyzed in the previous sections, small V eff increases the gain of pre-amplifier and decreases dead-zone. However, a regeneration time increases as V eff becomes smaller. For simplicity, we divide regeneration into three segments as depicted in Fig. 10 [10] . Assuming an inverter chain of the second stage enters unstable equilibrium after (t 1 + t 2 ), t 3 is expressed as below [17] , [18] ;
where ΔV is a voltage difference between the output voltages of the second stage, G inv is a low-frequency gain of each inverter implemented in the second stage, τ 2 is a time constant at the output node of each inverter, g m M9 is a transconductance of M 9 (or M 10 ) in Fig. 1 , and r o 2nd is an output resistance of the second stage. Therefore, total regeneration time is
In Fig. 11 , Eq. (32) is compared with simulation results. As shown in Eq. (32) and Fig. 11 , small V eff increases regeneration time.
Mismatch
Although the size of every transistor is the same, mismatch contribution is different due to their position. Table 1 and Fig . 12 show the mismatch contribution of each transistor pair in the comparator depicted in Fig. 1 . Simulation data demonstrate that offset voltage is dominated by a pair of input transistors. From simulation data, they occupy about 86% of the entire mismatch. Mismatch variation is inversely proportional to the size of a transistor [6] ; 
Therefore, by increasing size of the input transistors, offset voltage may be suppressed without increasing power consumption of the comparator described in Fig. 1 . Because its power consumption, P C , is proportional to load capacitance of a pre-amplifier and the second stage;
However, this method may significantly increase input parasitic capacitance. For example, when we implement a sample-and-hold circuit in front of the comparator, this input parasitic capacitance attenuates signal. Consequently, this may expand the input-referred dead-zone of the comparator. However, calibration can suppress mismatch despite a small size as described in Fig. 13 . To effectively reduce offset voltage, calibration should compensate mismatch induced by a pair of input transistors. Equation (1) shows that when there is mismatch due to input transistors, I DS changes from the designed value and the output of a pre-amplifier also varies from the ideal value. To compensate the mismatch, calibration of load capacitance [4] , [5] and bypass current [9] , [10] has been commonly selected. In the following sections, we will discuss the characteristic of each calibration method.
Capacitance Calibration
The capacitance calibration [4] , [5] changes load capacitance where a signal is integrated as depicted in Fig. 14 [19] . In Fig. 14 
Fig. 15
Error reduction by a slew-rate calibration on the output nodes of a pre-amplifier (a) before calibration and (b) after calibration (in both cases, a differential input signal is 0 V).
1. Without these transistors, offset voltage doesn't become 0 V when a calibration code is in the middle of its maximum code. In actual design, these transistors are not required. The capacitance of a PMOS capacitor varies whether transistor is turned on or off, and this calibration uses the difference between the capacitance of the two states. From Eq. (1), the slew rate, I DS /C, is inversely proportional to load capacitance. When the calibration is conducted, these slew rates become closer together and the offset voltage is compensated as described in Fig. 15 .
Input-Referred Compensated Voltage
Based on Eq. (1), let us estimate the input-referred compensated voltage of the capacitance calibration. First, differentiate Eq. (1) with respect to capacitance;
Substituting Eq. (6) into Eq. (35), then
From Eqs. (25) and (36), an input-referred variation is deduced as below;
where ΔC cal is a changed capacitance by calibration code and v in cal is an input-referred compensated voltage due to ΔC cal . The load capacitance, C, in Eq. (37) differs between calibration codes.
where C on and C off are capacitances of a unit-sized transistor capacitor which is turned on and off, respectively; N Code is a calibration code; and N cal is a calibration resolution. The input-referred compensated voltage is calculated by conducting integration of Eq. (39) with respect to capacitance.
The input-referred compensated voltage of Eq. (42) is a little bit complicated. Assuming the load capacitance doesn't vary from the capacitance when calibration code is in the middle of its maximum code, the input-referred compensated voltage can be simplified. 
where σ C Ccalp is a capacitance mismatch due to calibration capacitors in positive side, σ C Ccaln is a capacitance mismatch due to calibration capacitors in negative side, and σ C Ccal is a total capacitance mismatch caused by calibration capacitors attached on both sides. Assuming each PMOS capacitor, whose digital code D[i] is the same, is located as close as finger structure, then their mismatch will be correlated. These simulation results are shown in Fig. 17 . In  Fig. 17 , standard deviation of capacitance is normalized by standard deviation of a unit PMOS capacitor which is turned on, σ C on . When calibration code is at its center, σ C Ccal p and σ C Ccal n are written as follow;
C on (49) where σ C on and σ C off are standard deviations of unit PMOS capacitances which are turned on and off, respectively. From Eqs. (48) and (49), the offset voltage due to the calibration capacitors is derived. Comparison between Eq. (51) and simulation results is shown in Fig. 18 . Assuming resolution of the capacitance calibration is 6 bits, σ V Ccal is about 0.758 mV from the estimation. From the simulation results of Table 1 , the offset voltage of a comparator is about 9.85 mV. Then, the offset voltage of a comparator with the capacitance calibration will be 9.89 mV, and this value is almost the same as the Monte Carlo simulation results of 9.88 mV. Compared with the offset voltage of a comparator, offset voltage induced by the capacitance calibration is negligible.
Thermal Noise
The capacitance calibration has robustness about thermal noise. Additional load capacitance reduces thermal noise of a pre-amplifier and initial noise. From Eq. (30), when V dd is 1.0 V; V in com is 0.5 V; a unit PMOS capacitor size is W/L = 600 nm/100 nm; and calibration resolution is 6 bits, thermal noise, v n (σ), is estimated to be 0.288 mV -from the simulation data, thermal noise was 0.259 mV. The capacitance calibration reduces thermal noise power by 85.9% from the value without the capacitance calibration.
PVT Variation
If circuits are implemented on a chip, their performance is affected by circumstances such as a process variation, a voltage fluctuation, and a temperature change. These are called PVT variation. They degrade compensation accuracy if the surrounding condition is varied after calibration was conducted. Influence of process is fixed in the factory and this doesn't affect the offset after calibration. In this section, only voltage fluctuation and temperature change are considered. From Eq. (25), G amp is decided by a ratio of V dd to V eff and λ. If temperature is changed, then V th and λ are varied. Influence of voltage fluctuation on G amp is easy to understand. In Eq. (45), A 1 is inversely proportional to G amp , thus input-referred compensated voltages also change and the variation differs in each calibration code. If an error due to PVT variation, σ V PVT , is uncorrelated with an offset after calibration, σ V offset0 , then a total offset voltage, σ V offset , can be expressed as
From Eq. (45), if input common-mode voltage, V in com , is fluctuated, then
From Eq. (53), when a standard deviation of calibration code is σ Code , errors due to changes of V eff , λ, and (V dd − V eff ) are expressed as
If variations of V eff and λ are uncorrelated, then σ V PVT due to input common-mode voltage, σ V PVT Vcom , is deduced as below;
If supply voltage, V dd , is fluctuated, then σ V PVT due to supply voltage, σ V PVT Vdd , is
If temperature is fluctuated, then σ V PVT due to temperature, σ V PVT T , is Figure 19 compares the estimation with simulation results. Calibration is conducted when V dd is 1.0 V, V in com is 0.5 V, and T is 27 • C. Figure 19 also shows SNDR decrease which is calculated from estimated σ V offset . Assuming an input signal is a sine wave and the architecture of an ADC is flash, SNDR decrease is expressed as = SQNR − 10 log
where N is resolution of an ADC and V q is 1 LSB. In Fig. 19 , V q is supposed to be three times of the least changeable voltage in calibration which equals 4.5 mV. From the estimation and the simulation results, if input common-mode voltage is varied about 60 mV or temperature is changed from 27 • C to 120
• C, ENOB will decrease about 1 bit.
Limitations
Input-referred compensated voltage of 1 LSB and calibration range are limited by C on , C off , and calibration resolution. From Eq. (45), input-referred compensated voltage of 1 LSB is
and the maximum calibration range is
If a unit PMOS capacitor size is W/L = 600 nm/100 nm, the maximum calibration range is ±52.6 mV. When a unit PMOS capacitor size is W/L = 600 nm/100 nm and calibration resolution is 6 bits, the input-referred compensated voltage of 1 LSB is about 1.44 mV and the calibration range reaches 5 times of σ V offset including mismatch due to the capacitance calibration. And, in this condition, the capacitance calibration increases load capacitance by 77.6 fF.
In the capacitance calibration, additional load capacitance delays regeneration time and increases power consumption as shown in Eqs. (32) and (34). In Sect. 5, Table 2 compares those indices based on simulation results.
Current Calibration
The current calibration [9] , [10] changes the drain current of a pre-amplifier by adding additional transistors, as described in Fig. 20 . From Eq. (1), the slew rate is proportional to the drain current. When calibration is conducted, the slew rates become closer to each other and the offset voltage is compensated as described in Fig. 15 . To generate the gate voltage of a bypass transistor, a charge pump [9] , [10] or a resistor string can be selected.
Gain of Dynamic Amplifier
Bypass transistors flow additional drain current, thus gain differs from Eq. (15) due to the additional transistors. g DS , v out diff , and the integration time differ from Eqs. (6), (9), and (11);
where variables with subscripts "in" and "cal" are parameters of an input transistor and parameters of a bypass transistor, respectively. A total signal current is Substituting Eqs. (63) and (66) into Eq. (15), then
If channel length and V GS of an input transistor and a bypass transistor are the same, then Eq. (67) is reduced as below;
Compared with Eq. (15), gain is decreased in the current calibration. This is because the drain current of the calibration transistor doesn't amplify signal. Comparison between the estimation and simulation results are shown in Fig. 21 .
Input-Referred Compensated Voltage
Input-referred compensated voltage of the current calibration is estimated by using Eq. (67). This equation means how large signal portion of an input transistor amplifies when signal portion of a bypass transistor is 0 V. Conducting the same calculation, small signal ratio of output to calibration input is
When a step size of compensating voltage is v d , then
λ differs as V GS varies. If λ of an input transistor and λ of a bypass transistor are close to each other, then we could figure out V DS where G amp trans becomes its maximum value as shown in Eq. (21). Based on the assumption, an input transistor and a bypass transistor could be substituted with an equivalent transistor whose effective V GS is V eff c ; 
Mismatch
A bypass transistor induces mismatch and increases offset 
Thermal Noise
A bypass transistor not only induces thermal noise but also decreases the gain of pre-amplifier, thus expands dead-zone. Input-referred thermal noise due to an input transistor and a calibration transistor is expressed as below;
In the initial noise of Eq. (29), time constant is changed due to a bypass transistor; 
Assuming the gain of pre-amplifier is sufficiently large, thermal noise of the second stage may be ignored. Consequently, the input-referred thermal noise of the current calibration is deduced as below;
Figures 24 compares the estimation with simulation results.
The current calibration can reduce regeneration time due to the drain current of a bypass transistor. However, additional transistors attenuate a ratio of the signal current to the drain current expressed in Eq. (23), and the results are shown in Fig. 21 . The additional transistors also increase dead-zone as shown in Fig. 24 
Comparison
In Table 2 , two calibration methods are compared. Comparison criteria are the same step size of input-referred compensated voltage and covering a range of 5σ V offset . Thus, for the comparison, the capacitance calibration is set as 6 bits and a unit PMOS capacitor is sized as W/L = 600 nm/100 nm when input common-mode voltage is 0.5 V. In the current calibration, size of a bypass transistor is designed as W/L = 1 μm/100 nm. This is because, a narrow width increases mismatch and is hard to cover a calibration range of 5σ V offset , and a wide width increases thermal noise. When (W/L) cal is designed as 1 μm/100 nm, as expressed in Eqs. of those caused by input transistors, respectively. To suppress influence of PVT variation as addressed in Sect. 4.5, input common-mode voltage of a bypass transistor is set as the same voltage of an input transistor.
In the maximum available range, the current calibration can compensate wider range than the capacitance calibration. From Eqs. (62) and (73), the maximum available range of each calibration method is calculated. When the influence of λ is negligible in the capacitance calibration, its maximum range is expressed as
When V in com and V in com cal are the same in the current calibration, its maximum range is expressed as
In the above condition, W cal /W in is larger than (C on − C off )/(C on + C off ).
Conclusions
This work analyzed a dynamic amplifier and a pseudodifferential dynamic comparator with calibration circuits. The analyzed comparator uses 90-nm CMOS process as an example. The gain of dynamic amplifier was expressed by a ratio of V dd to V eff and λ of an input transistor. The estimations thoroughly explained the influences of each parameters and were compared with simulation results. Based on the deduced gain, the capacitance calibration and the current calibration were analyzed. Two calibration methods have different pros and cons. The capacitance calibration has a narrower dead-zone, but a slower response speed. By using back-ground calibration, the capacitance calibration can become more tolerant to PVT variation. The current calibration is faster and more robust to in PVT variation if input common-mode voltages of the input transistors and the bypass transistors are the same. The dead-zone of the current calibration can be reduced by increasing the load capacitance of a pre-amplifier.
